Performance Driven Placement Procedure for Low Power
نویسندگان
چکیده
منابع مشابه
Fuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement
In this paper we employ fuzzified simulated evolution and stochastic evolution algorithms for VLSI, standard cell placement targeting low power dissipation and high performance. Due to the imprecise nature of design information at the placement stage, the various objectives and constraints are expressed in fuzzy domain. The search is made to evolve towards a vector of fuzzy goals. The proposed ...
متن کاملPerformance and Low Power Driven VLSI Standard Cell Placement using Tabu Search
We engineer a well-known optimization technique namely Tabu Search (TS) [1] for the performance and low power driven VLSI standard cell placement problem [2], [3]. The above problem is of multiobjective nature since three possibly conflicting objectives are considered to be optimized subject to the constraint of layout width. These objectives are power dissipation, timing performance, and inter...
متن کاملA reliability-driven placement procedure based on thermal-force model
This paper deals with placing chips on an MCM substrate in chip array style for minimizing the system failure rate. The placement procedure begins with constructing an initial placement based on cooling considerations. Then, a thermal-force model is presented to transform the reliability-driven placement problem to solve a set of simultaneous nonlinear equations to determine thermal-force-equil...
متن کاملPerformance Driven Placement Using Tabu Search
Abstrllct. In this paper. we present an effective performance driven placement with glohal routing algorithm for macro cells. Our algorithm uses a hierarchical. divide and conquer, quad-partitioning approach. 'nle quad-partitioning routine uses the Tahu Search technique. Our algorithm uses the concept of proximity of regiuns tu approximate Ille interconnection delays during the placement proces...
متن کاملPerformance-driven simultaneous placement and routing for FPGA's
Sequential place and route tools for field programmable gate arrays (FPGA’s) are inherently weak at addressing both wirability and timing optimizations. This is primarily due to the difficulty of accurately predicting wirability and delay during placement. A set of new performancedriven simultaneous placement/routing techniques has been developed for both row-based and island-style FPGA designs...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEJ Transactions on Electronics, Information and Systems
سال: 2004
ISSN: 0385-4221,1348-8155
DOI: 10.1541/ieejeiss.124.18